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Abstract 
 
Amorphous and nanocrystalline silicon films obtained by Hot-Wire Chemical Vapor deposition 
have been incorporated as active layers in n-type coplanar top gate thin film transistors deposited 
on glass substrates covered with SiO2. Amorphous silicon devices exhibited mobility values of 
1.3 cm2V-1s-1, which are very high taking into account the amorphous nature of the material. 
Nanocrystalline transistors presented mobility values as high as 11.5 cm2V-1s-1 and resulted in 
low threshold voltage shift (~ 0.5 V). 
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1.  Introduction 
 
Nowadays, the electronic devices used to process the signal given by mechanical, chemical 
or biological functions need to be made on the same substrate used for these other functions. In 
many cases, the substrate is a glass or a plastic that does not support high temperatures. In 
particular, thin film transistors (TFTs) are widely used as active elements in active-matrix liquid 
crystal displays (AMLCDs) applications in flat panel displays (FPDs) like portable laptop 
computers, mobile phones and personal digital assistants (PDAs) [1]. 
This need to obtain TFTs at low substrate temperatures has drawn the attention to silicon 
deposition techniques like Hot-Wire Chemical Vapor Deposition (HWCVD), as they allow 
device-quality material deposition of both amorphous (a-Si:H) and nanocrystalline (nc-Si:H) 
silicon thin films at substrate temperatures (Ts) below 300ºC. Using higher substrate 
temperatures, mobilities (µ) of around 0.7 cm2V-1s-1 for a-Si:H [2] and 1.4 cm2V-1s-1 for 
heterogeneous silicon (het-Si:H) [3] both deposited by HWCVD have been shown in bottom gate 
structures. Regarding nc-Si:H, mobility values as high as 40 cm2V-1s-1 have been reported for 
staggered top gate bottom source/drain geometry using Very High Frequency (VHF) Plasma 
Enhanced CVD (PECVD) at 150ºC [4]. 
In this paper we focus on the fabrication of coplanar top gate TFTs based on HWCVD a-Si:H 
and nc-Si:H deposited on SiO2 coated glass. 
 
2.  Experimental 
 
Top gate TFTs have been processed using 200 nm-thick a-Si:H or nc-Si:H silicon films 
deposited by HWCVD in a multichamber deposition set-up described elsewhere [5] on 2×2 
square inch glass substrates covered with 200 nm Atmospheric Pressure CVD (APCVD) 
deposited SiO2. a-Si:H has been deposited at a filament temperature (Tf) of around 1680ºC, a 
substrate temperature of 200ºC, process pressure (P) of 1·10-2 mbar and without any hydrogen 
dilution (DH), whereas slightly lower filament temperature (Tf ~ 1610ºC), P = 3·10-2 mbar and 
DH = 95% (4 sccm SiH4 and 76 sccm H2) were used in the case of the nc-Si:H layers. A 150 nm-
thick n-type nc-Si:H layer was deposited on top of the a-Si:H or nc-Si:H layer by adding PH3 to 
the gas mixture so that [P]/[Si] was 2% in the gas phase (the rest of the deposition conditions 
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were the same as those of undoped nc-Si:H). In amorphous TFTs, undoped a-Si:H and n-type 
nc-Si:H layers were deposited in different chambers, whereas in the case of nc-Si:H ones, 
deposition of all HWCVD layers took place in the same chamber, just closing the shutter a few 
seconds to avoid the pressure peak upon the inclusion of PH3 in the gas mixture.  
The previous stack of undoped and doped films was processed to fabricate n-type TFTs in 
the configuration presented in Fig. 1. The doped nc-Si:H layer was plasma etched to define 
channel, source and drain regions for each transistor. Then, a 100 nm-thick SiO2 layer was 
deposited by RF sputtering to ensure the gate insulation. 
The gate insulator fabrication is, therefore, the most critical step that determines the success 
of the TFT process. Particularly, it is very difficult to obtain high quality gate insulators at low 
temperature. Deposition and treatment conditions have been optimized to lead to RF sputtered 
SiO2 film with gate insulator quality. It was deposited using an Ar/O2 mixture and without 
heating the substrate holder, so the temperature reached by the film during deposition was 
around 80ºC. Metal-SiO2-Si capacitances processed using the present silicon dioxide showed a 
flat-band voltage of -0.2 V and an interface state density Dit = 6.4·1010 eV-1cm-2. These values 
are given here to show the high quality of the silicon dioxide and the SiO2/Si interface . 
After SiO2 deposition, source and drain contacts were opened through the gate insulator. 
Finally, aluminum was thermally evaporated and wet etched to form source, drain and gate 
electrodes. Post-metallization annealing was performed at 200ºC in an atmosphere of forming 
gas. 
TFTs with different channel length (L) and width (W) were simultaneously fabricated. L 
varied from 20 to 80 µm and W between 20 and 100 µm. TFTs were characterized at 25ºC and 
then the usual device parameters were determined: threshold voltage (VT), transconductance 
(gm), field effect mobility (µ) and inverse subthreshold slope (S). VT and gm were deduced in the 
linear regime (low drain-source voltage, VDS),  
 
)V(VVC
L
WµI TGSDSoxDS −⋅⋅⋅⋅=                  (1) 
 
where VT is the intercept of the transfer characteristics (IDS(VGS)) with the gate voltage (VGS) 
axis, and gm is the slope of the linear fit. µ is then deduced from the relation: 
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µ = gm· (L/W)· (1/Cox)· (1/VDS)                   (2) 
 
where Cox is the gate oxide capacitance per area unit, Cox = (ε0·εox)/tox, being tox the oxide 
thickness. S is the inverse slope of the transfer characteristics using logarithmic plot. Finally, 
stress experiments were performed using a negative gate voltage of -10 V. 
 
3.  Results and discussion 
 
3.1. Material characterization 
Fig. 2 shows the Raman spectra of two silicon samples (a-Si:H and nc-Si:H) deposited at the 
same conditions as the ones used in the TFTs under study. In the case of the nc-Si:H layer, a 
crystalline fraction (Xc, calculated as the weight of the crystalline contribution (520 cm-1) in the 
Raman spectra) of approximately 0.50 was measured in a 400 nm-thick layer (thicker than those 
used in the studied TFTs). When implemented to completely Hot-Wire deposited p-i-n nc-Si:H 
solar cells, this material has led to stable devices [6]. 
Regarding the n-type doped material, characterization of a 40 nm-thick n-layer grown in the 
above-mentioned conditions resulted in a dark conductivity (σd) of 5 Ω-1cm-1, an activation 
energy (Ea) of 0.02 eV and Xc = 0.43. 
 
3.2. a-Si:H TFTs 
Fig. 3 shows the typical transfer characteristics of the amorphous silicon TFTs.  It is clear 
from this curve that both S and VT were low, thus ensuring a fast transition between the “on” and 
“off” states. Table 1 summarizes the mean parameters deduced from the characteristics of about 
thirty TFTs. 
The determined values confirm the first observation of the transfer characteristics. Moreover, 
the mobility value can be considered as very high for a-Si:H devices if we compare them with 
values commonly found in literature [1,2]. This result is very interesting especially if we 
consider that µ = 1.3 cm2V-1s-1 is a mean value. 
 
3.3. nc-Si:H TFTs 
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Results regarding the nc-Si:H TFTs can be seen in Fig. 4, where the transfer characteristics 
of two devices with different W/L ratios are shown. The mean parameters obtained in this case 
are also presented in Table 1. 
Excellent subthreshold slope (0.34 V/dec) and mobility values (~11.5 cm2V-1s-1) were 
obtained. Such µ values highly improve the application field of  nc-Si:H TFTs. As an example, 
the active matrix addressing of Organic Light Emitting Diodes (OLED) flat panel can use such 
high mobility TFTs, as it requires high mobility to produce enough current, high uniformity of 
the TFTs performance on large area, and a process using deposition conditions similar to that of 
a-Si:H. All these needs are fulfilled by the present HWCVD-deposited nc-Si:H TFTs. 
 
3.4. Stability under gate bias stress 
In order to study their stability, both a-Si:H and nc-Si:H TFTs were stressed under -10 V gate 
bias. Fig. 5 shows the variation of the threshold voltage under stress for both kinds of transistors. 
As expected, the VT shift was more pronounced in the case of a-Si:H devices (∆VT ~ 5 V), 
pointing to stability problems most likely attributable to meta-stable defect creation in the 
material [7], what can be related to the high hydrogen (CH ~ 12%) content measured in a-Si:H 
films deposited in the same conditions as those implemented in the devices under study. 
Conversely, nc-Si:H TFTs showed superior stability against gate bias stress. The small VT shift 
observed in this case (∆VT ~ 0.5 V), imputable to the disordered structure of nc-Si:H [8], is 
another argument to use these TFTs in the OLED addressing. 
 
4.  Conclusions 
    
Amorphous and nanocrystalline silicon thin films deposited by Hot-Wire CVD at low 
substrate temperature (200ºC) have been successfully implemented in coplanar top gate n-type 
TFTs. Layers were deposited onto SiO2 coated glass and gate insulation was achieved by means 
of high quality RF sputtered SiO2. 
a-Si:H devices exhibited mobility values of 1.3 cm2V-1s-1, which are very high taking into 
account the amorphous nature of the material. nc-Si:H TFTs presented mobility values as high as 
11.5 cm2V-1s-1 and resulted in low threshold voltage shift (~ 0.5 V), what made them suitable to 
be used in the OLED addressing. 
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List of table and figure captions 
 
Table 1 Mean parameters measured for a-Si:H and nc-Si:H TFTs. 
 
Fig. 1 Cross-section of the n-type top gate coplanar TFTs. 
 
Fig. 2 Raman spectra of a-Si:H and nc-Si:H layers deposited at the same conditions that those 
implemented in the TFTs. 
 
Fig. 3 Transfer characteristics of a HWCVD a-Si:H TFT. 
 
Fig. 4 Transfer characteristics of HWCVD-deposited nc-Si:H TFTs with different W/L ratios. 
 
Fig. 5 Threshold voltage shift under –10 V gate bias for both a-Si:H and nc-Si:H TFTs. 
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Table 1 
 
 
 µ (cm2V-1s-1) S (V/dec) VT (V) 
a-Si:H 1.3 0.60 3.47 
nc-Si:H 11.5 0.34 5.70 
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Figure 1 
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Figure 2 
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Figure 3 
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Figure 4 
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Figure 5 
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